




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : H03H 11/26	A2	(11) International Publication Number: WO 98/58449 (43) International Publication Date: 23 December 1998 (23.12.98)
---	-----------	---

(21) International Application Number: PCT/US98/11282	(81) Designated States: JP, KR, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).
(22) International Filing Date: 2 June 1998 (02.06.98)	
(30) Priority Data: 08/877,923 18 June 1997 (18.06.97) US	Published <i>Without international search report and to be republished upon receipt of that report.</i>
(71) Applicant: CREDENCE SYSTEMS CORPORATION [US/US]; 215 Fourier Avenue, Fremont, CA 93439 (US).	
(72) Inventor: ARKIN, Brian, J.; 3740 Newton Way, Pleasanton, CA 94588 (US).	
(74) Agent: BEDELL, Daniel, J.; Smith-Hill and Bedell, P.C., 12670 N.W. Barnes Road #104, Portland, OR 97229 (US).	

(54) Title: PROGRAMMABLE DELAY CIRCUIT HAVING CALIBRATABLE DELAYS



(57) Abstract

A programmable delay circuit produces an OUTPUT signal following an INPUT signal with a delay selected by input delay selection data. The delay circuit includes a tapped delay line, a multiplexer, a delay adjustment stage and a programmable encoder. The delay line includes a set of N delay elements connected in series for successively delaying the INPUT signal to produce a set of N output TAP signals. The multiplexer passes a selected TAP signal to the delay adjustment stage. The delay adjustment stage delays the selected TAP signal to produce the OUTPUT signal. The programmable encoder encodes the input delay selection data to provide signals for controlling the multiplexer and for adjusting the delay of the delay adjustment stage. The manner in which the encoder encodes each separate delay selection data value is adjustable so that each of the N selectable delays can be separately calibrated.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IR	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

PROGRAMMABLE DELAY CIRCUIT HAVING
CALIBRATABLE DELAYS

Background of the Invention

5

Field of the Invention

The present invention relates in general to programmable delay circuits and in particular to a programmable delay circuit for selectively providing any one of a set of delays, wherein each delay is independently calibratable.

10

Description of Related Art

A typical prior art programmable delay circuit includes a tapped delay line and a multiplexer. The delay line is formed by a set of delay stages connected in series for 15 successively delaying an INPUT signal. Each delay stage may, for example, be a simple logic gate which passes an input signal to its output with a delay that depends on the response characteristics of the logic gate. With the output of each delay stage constituting a separate "tap" of the 20 delay line, the INPUT signal appears at each tap in succession as the signal pulse traverses the delay line. The delay line taps are connected to separate inputs of the multiplexer which produces the delay circuit output. The programmable delay circuit is programmed to provide a desired 25 delay simply by supplying input control data to the multiplexer so that it passes a selected one of its input delay line taps to its output. The delay of the programmable delay circuit is the sum of the delays of all delay line elements through which the input pulse passes enroute to the 30 selected tap, along with the time required for the input pulse to travel though the multiplexer itself.

A "linear" programmable delay circuit provides a delay that is a selected multiple of a desired unit delay. If all elements of a delay line had the same unit delay, then the 35 total delay provided by the programmable delay circuit would be a linear function of the number of delay elements the input signal passes through enroute to the selected tap. However even though delay elements may be formed by similar

logic gates, "similar" logic gates typically not provide exactly the same delay because, due to integrated circuit process variations, the gates are not exactly similar, even when implemented on the same integrated circuit.

5 The article entitled "CMOS Programmable Delay Vernier" by Masaharu Goto et al, published in the United States of America in October 1994 in the Hewlett-Packard Journal, describes a system for correcting non-linear characteristics in a programmable delay circuit of the type employing a
10 multiplexer to select a tap of a tapped delay line. This article describes each element of the tapped delay line as being formed by two inverter stages connected in series with a variable capacitor coupling the output of the first inverter stage to ground. The capacitance provided by the
15 capacitor within each stage is selected by data stored in a separate register for each stage. The delay of each element is a function of the delays of the two inverter stages and the selected amount of capacitance. The Goto et al article teaches that to provide for linear characteristics one can
20 adjust the delay provided by each delay element by adjusting the capacitance for that element so that the delay element provides a desired unit delay. One drawback to this system is that a delay line having many delay elements requires many capacitors and registers.

25

Summary of the Invention

A programmable delay circuit in accordance with the invention produces an OUTPUT signal following an INPUT signal by one of N delays selected by input delay selection data.
30 Each of the N delays is separately calibratable. The delay circuit includes a tapped delay line, a multiplexer, a delay adjustment stage and a programmable encoder. The delay line includes a set of N delay elements connected in series for successively delaying the INPUT signal to produce a set of N output TAP signals that are progressively delayed versions of the INPUT signal. The TAP signals drive separate inputs of the multiplexer which passes a selected one of the TAP signals to the delay adjustment stage. The delay adjustment
35

stage then delays the selected TAP signal to produce the OUTPUT signal. The programmable encoder converts the input DELAY data into control signals which tell the multiplexer which TAP signal to select and which adjust the delay of the 5 delay adjustment stage. The manner in which the encoder encodes the input DELAY data to produce the control signals is adjustable so that each of the N selectable circuit delays can be separately calibrated.

It is accordingly an object of the invention to provide 10 a programmable delay circuit capable of providing any of a plurality of delays in response to input delay selection data wherein each delay is separately calibratable.

The concluding portion of this specification particularly points out and distinctly claims the subject 15 matter of the present invention. However those skilled in the art will best understand both the organization and method of operation of the invention, together with further advantages and objects thereof, by reading the remaining portions of the specification in view of the accompanying 20 drawing(s) wherein like reference characters refer to like elements.

Brief Description of the Drawing(s)

FIG. 1 is a block diagram of a programmable delay 25 circuit in accordance with the present invention.

Description of the Preferred Embodiment(s)

FIG. 1 illustrates a programmable delay circuit 10 for 30 adjustably delaying an INPUT signal pulse to produce an OUTPUT_1 signal pulse wherein the delay between the INPUT and OUTPUT_1 signal pulses is controlled by input delay selection data, DELAY. Circuit 10 provides N selectable delay times and each delay time is independently calibratable. In many 35 applications it is desired that a programmable delay circuit provide N selectable delays that conform to the linear function:

$$\text{DELAY}(n) = (n * \text{UNIT_DELAY}) + \text{MINIMUM_DELAY} \quad [1]$$

where **UNIT_DELAY** and **MINIMUM_DELAY** are constants and **n** is any integer from 1 to **N**. Delay circuit 10 can provide the linear 5 relationship of equation [1] with a high degree of accuracy because it allows a user to accurately and separately adjust each of its **N** delays.

As illustrated in FIG. 1, delay circuit 10 includes a tapped delay line 12 having **N** delay elements 14(1)-14(**N**) connected in series. Each delay element 14 is suitably a logic gate for producing an output signal pulse in delayed response to an INPUT signal. The INPUT signal drives delay element 14(1) and passes through each delay element 14(1)-14(**N**) in succession. Thus in response to the INPUT signal, each delay element 14(1)-14(**N**) produces a separate TAP signal output TAP(1)-TAP(**N**). Each TAP signal drives a separate input of an **N**-input multiplexer 18 which selects one of the TAP signals to drive its output signal, OUTPUT_2. A delay adjustment stage 22 delays the OUTPUT_2 signal by an 20 adjustable amount to produce the delay circuit 10 OUTPUT_1 signal. The amount of time by which the delay adjustment stage 22 delays the OUTPUT_2 signal is independently adjustable for each of the **N** delays delay circuit 10 provides.

The delay selection data, **DELAY**, addresses a conventional random access memory (RAM) 24. Normally in a read mode, RAM 24 responds to the **DELAY** data by reading out first output data **COARSE** for controlling multiplexer 18 and second output data **FINE** for controlling the delay of delay 30 adjustment stage 22. Thus RAM 24 encodes each possible value of its input **DELAY** data to produce appropriate values of **COARSE** and **FINE** control data, which it stores at the location addressed by the **DELAY** data value being encoded. An external controller such as a conventional computer may write **COARSE** 35 and **FINE** data into RAM 24 in a conventional manner by supplying a **COARSE/FINE** data pair to data input terminals (**DATA_IN**) of RAM 24, setting the **DELAY** data to a desired RAM address, and then pulsing a **READ/WRITE** control signal input

to RAM 24. This places RAM 24 momentarily in a write mode wherein the COARSE/FINE data is written into the current RAM 24 address.

The delay adjustment stage 22 includes a pair of drivers 5 28 and 30 connected in series. Driver 28 receives the OUTPUT_2 signal from multiplexer 18 and produces an OUTPUT_3 signal at a circuit node 35 in response thereto. Driver 30 receives the OUTPUT_3 signal at node 35 and produces the OUTPUT_1 signal in response thereto. A set of M CMOS pass 10 transistor pairs 32(1)-32(M) selectively couple corresponding capacitors 34(1)-34(M) to the node 35 between drivers 28 and 30. An encoder 38 further decodes the FINE data output of RAM 24 to produce a set of control signals 40. Each control signal 40 acts directly or indirectly via a corresponding 15 inverter 36 to selectively turn on or off a corresponding one of pass transistor pairs 32(1)-32(M) to connect or disconnect the corresponding capacitor 34(1)-34(M) to or from node 35. The delay of the OUTPUT_3 signal pulse as it passes between drivers 28 and 30 is affected by the capacitance connected to 20 node 35 -- the higher the capacitance connected to node 35, the longer the delay.

The total delay between an INPUT signal pulse arriving at the input of delay element 14(1) and a resulting OUTPUT_1 signal pulse departing driver 30 of adjustment stage 22 25 includes the delay of each delay line element 14 through which it passes to become the selected TAP(n) signal, the inherent delay of multiplexer 18 in passing the selected TAP(n) signal to delay adjustment stage 22 as the OUTPUT_2 signal, and the delay of delay adjustment stage 22 in 30 producing the OUTPUT_1 signal in response to the OUTPUT_2 signal.

The delay between the INPUT and OUTPUT_2 signals depends on the number n of elements through which the INPUT signal passes to become the selected TAP(n) signal. If the delay 35 elements 14(1)-14(N) each provided a delay equal to UNIT_DELAY of equation [1] above, and if the delay of multiplexer 18 did not vary with the selected tap and were equal to the desired MINIMUM_DELAY, then equation [1] above

would properly characterize the delay between INPUT and OUTPUT_2. In such case delay adjustment stage 22 would be unnecessary in order to calibrate the delay circuit 10 so as to provide the desired set of linearly-related delays defined 5 by equation [1]. However in practice it is difficult to produce a tapped delay line 12 in which the delay elements have accurately matched delays. Even when delay elements 14(1)-14(N) are of similar design and are implemented on the same integrated circuit, process variations produce 10 variations in the delays that they provide. Also the inherent delay of multiplexer 18 is difficult to accurately control and can vary depending on which tap it selects.

While delays provided by elements 14(1)-14(N) can vary, they are each designed to remain within a range that does not 15 exceed the desired UNIT_DELAY. This allows the delay adjustment stage 22 to adjust the circuit delay by adding an appropriate compensating delay. The delay correction range that delay calibration stage 22 provides is proportional to the sum of capacitances of capacitors 34. The accuracy of 20 delay adjustment stage 22 provides is related to the resolution (the minimum unit capacitance) by which the total capacitance connected to node 35 can be adjusted. One skilled in the art will appreciate that the size and number M of capacitors 34 are matters of design choice. For example, 25 to maximize capacitance range for a given number M of capacitors, each capacitor 34(m) is suitably provided with a capacitance that is 2^m times the desired unit capacitance. Alternatively, for example, where it is preferable to employ capacitors 34 having the same unit capacitance, we choose the 30 number M of capacitors 34 to satisfy the total capacitance requirement. The FINE data in RAM 24 is appropriately sized for the number M of independently controlled pass transistors 32. Note that encoder 38 could be eliminated if the FINE data has M bits since in that case each FINE data bit could 35 directly control a separate pass transistor pair 32(1)-32(M).

Each storage location in RAM 24 corresponds to a separate one of the N selectable delays, $\text{DELAY}(1)-\text{DELAY}(N)$. The COARSE/FINE data pair stored at each address of RAM 24

can be independently adjusted to calibrate delay circuit 10 to provide an appropriate set of selectable delays so that equation [1] is satisfied. Delay circuit 10 may be calibrated for each value of $DELAY(n)$ using an interactive process. First, at RAM 24 address n , we write COURSE data which causes multiplexer 18 to select $TAP(n)$ thereby giving tapped delay line 12 its largest delay, and we write FINE data which causes all pass transistor pairs 32(1)-32(M) to disconnect their capacitors 34 from node 35, thereby giving delay adjustment stage 22 its smallest delay. The INPUT-to-OUTPUT_1 signal delay is then measured. If the measured delay is larger than the desired delay, a new value of COARSE is written into RAM 24 which will cause multiplexer 18 to select tap $TAP(n-1)$. The resulting INPUT-to-OUTPUT_1 signal delay is again measured. If the measured delay is still too large, the stored value of COARSE is again adjusted to select tap $TAP(n-2)$. This process is repeated until the delay is less than the desired delay. At that point the value of the FINE data stored at RAM 24 address n is then successively altered to progressively increase the amount of capacitance connected to node 35 until the measured INPUT-to-OUTPUT_1 delay is most nearly equal to the desired delay. The process is repeated for each of the N addresses of RAM 24 so that all N values of $DELAY(n)$ are properly calibrated.

As may be seen from the foregoing discussion, RAM 24 acts as an encoder to convert the input $DELAY$ data into delay control signals supplied to multiplexer 18 and to delay adjustment stage 22. RAM 24 acts as a programmable encoder in that the manner in which it encodes its input $DELAY$ data can be adjusted by writing data into RAM 24 for each of the N delays. In particular, the READ/WRITE, DATA_IN and $DELAY$ signal inputs to RAM 24 are in effect programming signals which independently program the manner in which the encoder implemented by RAM 24 encodes each input $DELAY$ value when RAM 24 operates its read mode. The adjustability of the encoding of the input delay selection data allows each of the N selectable delays to be independently calibrated.

Thus has been shown and described a programmable delay circuit 10 for providing a selected one of a set of N signal delays, wherein each delay of the set may be independently calibrated. However it should be noted that when RAM 24 has 5 more than N addressable storage locations, delay circuit 10 can provide more than N selectable delays. Also since the selectable delays are independently adjustable, then where application needs dictate, the selectable delays can be calibrated to conform to other than the linear relation 10 outlined in equation [1] above. Thus while the forgoing specification has described preferred embodiment(s) of the present invention, one skilled in the art may make many modifications to the preferred embodiment without departing from the invention in its broader aspects. The appended 15 claims therefore are intended to cover all such modifications as fall within the true scope and spirit of the invention.

Claim(s)

What is claimed is:

1. A programmable delay circuit for producing a FIRST OUTPUT signal in delayed response to an INPUT signal, wherein
5 said FIRST OUTPUT signal lags said INPUT signal with a circuit delay referenced by input delay selection data, the apparatus comprising:

encoding means for receiving and encoding said input delay selection data to produce output COARSE data and FINE
10 data, said COURSE data indicating a first delay and said output data indicating a second delay;

first delay means for receiving said INPUT signal and for producing in response thereto a succession of TAP signals;

15 multiplexing means for receiving said TAP signals from said delay line, for receiving said COARSE data from said encoding means and for producing a SECOND OUTPUT signal in response to one of said TAP signals selected in accordance with a value of said COARSE data such that said SECOND OUTPUT
20 signal lags said INPUT signal by said first delay; and

second delay means for receiving said FINE data, for receiving said SECOND OUTPUT signal and for producing said FIRST OUTPUT signal in response to said SECOND OUTPUT signal after said second delay of duration controlled by said FINE
25 data.

2. The programmable delay circuit in accordance with claim 1 wherein said encoding means comprises a random access memory (RAM) having a plurality of addressable storage
30 locations therein each storing said COARSE data and FINE data, said RAM being addressed by said delay selection data and reading out addressed COARSE and FINE data values to said multiplexing means and said second delay means, respectively.

35 3. The programmable delay circuit in accordance with claim 1 wherein said first delay means comprises a plurality of delay elements connected in series, for successively

delaying said INPUT signal, each delay element producing one of said TAP signals.

4. The programmable delay circuit in accordance with
5 claim 2 wherein said first delay means comprises a plurality of delay elements, connected in series, for successively delaying said INPUT signal, each delay element producing one of said TAP signals.

10 5. The programmable delay circuit in accordance with
claim 1 wherein said second delay circuit comprises:

a circuit node;

15 a first driver for receiving said SECOND OUTPUT signal and producing a THIRD OUTPUT signal at said circuit node in response to said SECOND OUTPUT signal;

a second driver, having an input connected to said circuit node for receiving said THIRD output signal, for producing said FIRST OUTPUT signal in response to said THIRD OUTPUT signal;

20 a plurality of capacitors; and

means for receiving said FINE data and for connecting selected ones of said capacitors to said circuit node in response to said FINE data.

25 6. The programmable delay circuit in accordance with
claim 2 wherein said second delay circuit comprises:

a circuit node;

30 a first driver for receiving said SECOND OUTPUT signal and producing a THIRD OUTPUT signal at said circuit node in response to said SECOND OUTPUT signal;

a second driver, having an input connected to said circuit node for receiving said THIRD output signal, for producing said FIRST OUTPUT signal in response to said THIRD OUTPUT signal;

35 a plurality of capacitors; and

means for receiving said FINE data and for connecting a selected number of said capacitors to said circuit node in accordance with said FINE data.

7. The programmable delay circuit in accordance with claim 3 wherein said second delay circuit comprises:

a circuit node;

5 and producing a THIRD OUTPUT signal at said circuit node in response to said SECOND OUTPUT signal;

10 a second driver, having an input connected to said circuit node for receiving said THIRD output signal, for producing said FIRST OUTPUT signal in response to said THIRD

OUTPUT signal;

a plurality of capacitors; and

means for receiving said FINE data and for connecting a selected number of said capacitors to said circuit node in accordance with said FINE data.

15

8. The programmable delay circuit in accordance with claim 1 wherein said encoding means includes means for receiving input programming signals for independently adjusting values of the COARSE and FINE data that said 20 encoding means produces in response to each value of said input delay selection data.

9. The programmable delay circuit in accordance with claim 3 wherein said encoding means includes means for receiving input programming signals for independently adjusting values of the COARSE and FINE data that said 25 encoding means produces in response to each value of said input delay selection data.

30 10. The programmable delay circuit in accordance with claim 5 wherein said encoding means includes means for receiving input programming signals for independently adjusting values of the COARSE and FINE data that said 35 encoding means produces in response to each value of said input delay selection data.

11. The programmable delay circuit in accordance with claim 6 wherein said encoding means includes means for

receiving input programming signals for independently adjusting values of the COARSE and FINE data that said encoding means produces in response to each value of said input delay selection data.

5

12. The programmable delay circuit in accordance with claim 7 wherein said encoding means includes means for receiving input programming signals for independently adjusting values of the COARSE and FINE data that said encoding means produces in response to each value of said input delay selection data.

10

15

1/1




FIG. 1